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Switchless Compact Dual-Band Matching Networks for Class-E Power 
Amplifiers 
Abstract Two compact switchless dual-band load networks for class-E power amplifiers (PA) operating at 800 
MHz and 1900 MHz are proposed, featuring small area and low loss which will be suitable for non-concurrent dual-
band PA module in handset. Theoretical analysis and design equations are provided along with a loss model, including 
loss in the transistor and in the load network, extracted for each structure to find the design parameters for optimized 
and balanced efficiency in both bands. Both designs are fabricated on Rogers RO4003 substrate with lumped 
components from Murata. Full PA simulations of both bands are carried out with co-simulation using a Triquint 
TGF2023-2-10 GaN transistor model and measured load network parameters for both structures. The PA with 
transformer-based load network achieves a power added efficiency of 68.6% at low band and 62.6% at high band at 
an output power of 37.8 dBm and 36.7 dBm respectively. The overall area consumed by the load network is 13.5 × 
9.6 mm2. The LC-based PA has a similar PAE of 68.3% and 60% at low band and high band, respectively. The output 
power is 38.1 dBm in the low band and 39 dBm in the high-band. The overall area consumed by the load network is 
9 × 10 mm2 
Keywords Dual Band; Class-E; Switchless; Compact; Load Network; Loss Optimization. 
1 Introduction 
As wireless communication techniques continue to evolve, modern wireless devices are required to support an 
increasing number of standards and frequency bands. For example, smart handsets must now support many different 
cellular standards such as GSM/EDGE (2G), UMTS (3G), and LTE/LTE-A (4G), as well as other, non-cellular 
standards such as WiFi, Bluetooth, and GPS. These standards are spread, non-contiguously, from 0.4 to 6 GHz. This 
poses particular problems for the power amplifier (PA) which, traditionally, is among the most power and area hungry 
devices in the transmitter. The current solution is to include multiple, parallel power amplifiers, each designed to 
support a specific frequency band resulting in modern cellular devices having an upwards of ten separate power 
amplifiers (with associated control circuitry), dramatically increasing both component count and board area. The 
number of individual PAs will further increase as mobile devices begin to support carrier aggregation techniques, 
implemented in new wireless standards such as LTE-A for increased data rate. In order to reduce area and cost, it is 
necessary to realize new PA architectures capable of supporting multiple, potentially non-contiguous, frequency bands.  
One option is to use a wide-band PA architecture with a bandwidth that encompasses multiple bands [1-3]. Wide-
band circuits are more generic and thus seem to be best suited for reconfigurable transceiver applications. 
Unfortunately they are severely limited in applications such as impedance matching [4, 5] which is of key importance 
in PA design. In 1948, Fano established that arbitrary impedances cannot be matched to a pure resistance over the 
whole frequency spectrum, which is perhaps not too surprising. Fano then went on, however, to demonstrate that 
arbitrary impedance matching cannot be made even at all frequencies within a finite frequency band [4]. Consequently, 
the design of wideband matching networks is not feasible, especially for the situation when the intended bandwidth 
covers two distinct communication bands with widely separated carrier frequencies [6, 7]. The design of wide-band 
matching networks is further complicated in high-efficiency saturated PA architectures where the harmonic 
termination is often different from the optimum impedance at the fundamental frequency [1-3]. In such circumstances, 
dual-band/multi-band matching networks are the preferred solution.  
Several approaches exist to realize multi-band PAs [8-12]. The first involves the use of RF switches to connect 
multiple matching networks to a single power stage [8, 9]. By using multiple matching networks connected by switches, 
an optimized design can be achieved for each band. However, RF switches are usually lossy and increase overall cost. 
The switches will also require additional control circuitry, further increasing design complexity and cost. RF switches 
can be avoided by using high-order resonators to provide simultaneous matching at multiple frequency bands as well 
as correct harmonic terminations [10-12]. Multiple quarter-wave transmission lines, each tuned to a different 
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frequency that is to be controlled, are used in [10, 11] to provide the correct fundamental and harmonic terminations 
simultaneously across two bands. In [12], lumped-element LC-resonators are combined with quarter-wave 
transmission lines to realize dual-band operation. While distributed matching networks provide low loss and flexible 
designs, they tend to consume large amounts of board area when operating at commercial frequency bands (below 6 
GHz) which makes these implementations more suitable for mm-wave applications. 
The area can be reduced by foregoing transmission line implementations and, instead, using all lumped-element 
resonators. Such implementations have been demonstrated in [13, 14], but these implementations have targeted linear 
PA architectures and therefore do not address the issue of harmonic terminations. These solutions, therefore, cannot 
be easily extended to high-efficiency saturated PA architectures such as class-E. 
Motivated by the promise for small area, this paper presents two new switchless dual-band load network designs 
that operate at 800 and 1900 MHz and are designed for class-E operation. The first design utilizes LC resonators to 
realize simultaneous dual-band real-to-real impedance transformation as well as provide control over the harmonic 
terminations. The second design utilizes a transformer-based 4th-order resonator based on work presented in [15, 16]. 
In addition to providing control over both the fundamental and harmonic terminations, the transformer-based load 
network also has additional degrees of freedom in the design, as compared to the LC-based network.  The rest of this 
paper is organized as follows. Section 2 presents a set of design equations and procedures for realizing each of the two 
load networks. In Section 3, a detailed analysis of the harmonic impedances is presented as well as a method for 
optimizing the harmonic termination for maximum efficiency under class-E operation. Measurement results are 
presented in Section 4 and finally, the paper concludes in Section 5.  
2 Design Procedure or Concurrent Dual-Band Class-E Load Network 
A conventional load network for class E power amplifier consists of an L-match network transforming 50 Ω load 
to an optimum load resistance (𝑅𝑅𝐿𝐿,𝑂𝑂𝑂𝑂𝑂𝑂) as shown in box 1A of Fig. 1 and a reactive network providing an optimum 
positive reactance (𝑗𝑗𝑋𝑋𝑂𝑂𝑂𝑂𝑂𝑂) shown in box 1B. The transistor in a class-E power amplifier behaves as a switch driven 
by square wave. The positive reactance at fundamental frequency provides a phase shift between the drain voltage and 
drain current waveforms so that the shunt capacitor at drain node can be completely charged and then discharged 
during the OFF state of the switch, while in the ON state, all current will be directed to ground through the switch 
while the drain potential remains at zero. This allows the switch to achieve both the zero voltage switching (ZVS) and 
zero current switching (ZCS) condition at the end of the OFF state thus avoiding overlap between the non-zero drain 
voltage and drain current, even with non-instantaneous switching [17]. The value of 𝑗𝑗𝑋𝑋𝑂𝑂𝑂𝑂𝑂𝑂  is equal to 1.1525 𝑅𝑅𝐿𝐿,𝑂𝑂𝑂𝑂𝑂𝑂  
in order to realize the above described condition. In addition, the quality factor of the resonator, defined as: 
 𝑄𝑄𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿 =
1
𝜔𝜔𝐶𝐶0𝑅𝑅𝐿𝐿,𝑂𝑂𝑂𝑂𝑂𝑂
 (1) 
plays a role in the overall efficiency of a class-E power amplifier. If 𝑄𝑄𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿 is too low, it will lead to a drop in the 
efficiency [18] which will be discussed in detail in Section 3. The rest of this section will describe how two proposed 
dual-band structures can be extended from a conventional single-band structure in Fig. 1 to support dual-band 
operation without any switches. 
2.1 LC-Based Load Network 
50Ω 1B 1A
RL
jXL
Lx CoLo Cs
Lp
Cout
Lchoke
ZLoad  
Fig. 1: Conventional single-band class-E load network 
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The proposed LC-based load network is shown in Fig. 2. The series (𝐿𝐿𝑆𝑆 and 𝐶𝐶𝑆𝑆) and shunt (𝐿𝐿𝑂𝑂 and 𝐶𝐶𝑂𝑂) resonators  
shown inside box 2A provide dual-band real-to-real impedance transformation while the components in box 2B 
control the harmonic terminations and provide filtering of the fundamentals. Given two desired frequencies of 
operation, 𝜔𝜔𝐿𝐿 and 𝜔𝜔𝐻𝐻, the resonant frequencies of the two resonators, 𝜔𝜔0𝑆𝑆 = 1/�𝐿𝐿𝑆𝑆𝐶𝐶𝑆𝑆 and 𝜔𝜔0𝑂𝑂 = 1/�𝐿𝐿𝑂𝑂𝐶𝐶𝑂𝑂, are set 
such that 𝜔𝜔𝐿𝐿 < 𝜔𝜔0𝑆𝑆 ,𝜔𝜔0𝑂𝑂 < 𝜔𝜔𝐻𝐻 . With this condition met, the net series reactance of the series resonator will be 
capacitive at 𝜔𝜔𝐿𝐿 and inductive at 𝜔𝜔𝐻𝐻 and the net shunt reactance of the shunt resonator will be inductive at 𝜔𝜔𝐿𝐿 and 
capacitive at 𝜔𝜔𝐻𝐻. The result is that the combined series/parallel resonators, box 2A, behaves as a high-pass L-match 
network at 𝜔𝜔𝐿𝐿 and as a low-pass L-match network at 𝜔𝜔𝐻𝐻, as illustrated in Fig. 3. Once the optimum load impedance 
(𝑅𝑅𝐿𝐿,𝑂𝑂𝑂𝑂𝑂𝑂) at 𝜔𝜔𝐿𝐿 and 𝜔𝜔𝐻𝐻 has been determined, values for 𝐶𝐶𝑆𝑆𝐿𝐿, 𝐿𝐿𝑂𝑂𝐿𝐿, 𝐿𝐿𝑆𝑆𝐻𝐻, and 𝐶𝐶𝑂𝑂𝐻𝐻 in Fig. 3 can be determined. The values 
of 𝐿𝐿𝑆𝑆, 𝐶𝐶𝑆𝑆, 𝐿𝐿𝑂𝑂, and 𝐶𝐶𝑂𝑂 can then be calculated using the following relationships:  
 1
𝜔𝜔𝐿𝐿𝐶𝐶𝑠𝑠𝐿𝐿
= 1
𝜔𝜔𝐿𝐿𝐶𝐶𝑠𝑠
− 𝜔𝜔𝐿𝐿𝐿𝐿𝑆𝑆 (2) 
 1
𝜔𝜔𝐿𝐿𝐿𝐿𝑂𝑂𝐿𝐿
= 1
𝜔𝜔𝐿𝐿𝐿𝐿𝑂𝑂
− 𝜔𝜔𝐿𝐿𝐶𝐶𝑂𝑂 (3)  
 𝜔𝜔𝐻𝐻𝐿𝐿𝑠𝑠𝐻𝐻 = 𝜔𝜔𝐻𝐻𝐿𝐿𝑠𝑠 −
1
𝜔𝜔𝐻𝐻𝐶𝐶𝑠𝑠
 (4) 
 𝜔𝜔𝐻𝐻𝐶𝐶𝑝𝑝𝐻𝐻 = 𝜔𝜔𝐻𝐻𝐶𝐶𝑝𝑝 −
1
𝜔𝜔𝐻𝐻𝐿𝐿𝑝𝑝
. (5) 
For correct class-E operation, the load network must present a positive reactance (𝑗𝑗𝑋𝑋𝑂𝑂𝑂𝑂𝑂𝑂) at the fundamental 
frequencies, 𝜔𝜔𝐿𝐿 and 𝜔𝜔𝐻𝐻, as well as present a high impedance at all harmonics forcing only sinusoidal current flowing 
in the load network. In traditional single-band class-E operation, illustrated in Fig. 1, the optimum positive reactance 
is provided via 𝐿𝐿𝑋𝑋 and the large harmonic impedances is provided via the series resonator comprised of 𝐿𝐿0 and 𝐶𝐶0. In 
the dual-band case, it is slightly more complicated since both conditions must be met at two different frequencies. 
This can be accomplished, however, using the circuit shown in box 2B in Fig. 2. Adding an inductor in series with a 
shunt resonator gives control over the effective inductance seen at 𝜔𝜔𝐿𝐿  and 𝜔𝜔𝐻𝐻 . Then by combining that effective 
inductance with the capacitor 𝐶𝐶0, we can achieve the required class-E conditions across multiple frequency bands. 
Values for 𝐿𝐿1, 𝐿𝐿2, and 𝐶𝐶2 can be calculated using the following expressions: 
50Ω 
CP
LP
CSLS
L1 L2
CO
C2 2A2B
RLZLoad
jXL
 
Fig. 2: Lumped LC-based dual-band load network 
CpH
LsHCsL
LpL
CPLP
CSLS
RL
RL,OPT|ω_L RL,OPT|ω_H  
                        (a)                                  (b)       
Fig. 3: Equivalent L-match network for each band (a) low-frequency band, (b) high-frequency band 
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 𝜔𝜔𝐿𝐿𝐿𝐿1 − 𝜔𝜔2𝐿𝐿2
𝜔𝜔𝐿𝐿𝜔𝜔2
𝜔𝜔𝐿𝐿
2−𝜔𝜔2
2 = 𝜔𝜔𝐿𝐿𝐿𝐿𝑒𝑒𝑒𝑒𝑒𝑒,𝐿𝐿 (6) 
 𝜔𝜔𝐻𝐻𝐿𝐿1 − 𝜔𝜔2𝐿𝐿2
𝜔𝜔𝐻𝐻𝜔𝜔2
𝜔𝜔𝐻𝐻
2 −𝜔𝜔2
2 = 𝜔𝜔𝐻𝐻𝐿𝐿𝑒𝑒𝑒𝑒𝑒𝑒,𝐻𝐻 (7) 
where 𝜔𝜔2 = 1/�𝐿𝐿2𝐶𝐶2. The effective inductances, 𝐿𝐿𝑒𝑒𝑒𝑒𝑒𝑒,𝐿𝐿 and 𝐿𝐿𝑒𝑒𝑒𝑒𝑒𝑒,𝐻𝐻, are expressed as: 
 𝐿𝐿𝑒𝑒𝑒𝑒𝑒𝑒,𝐿𝐿 = 𝐿𝐿1 +
𝐿𝐿2
1−𝜔𝜔𝐿𝐿
2𝐿𝐿2𝐶𝐶2
 (8) 
 𝐿𝐿𝑒𝑒𝑒𝑒𝑒𝑒,𝐻𝐻 = 𝐿𝐿1 +
𝐿𝐿2
1−𝜔𝜔𝐻𝐻
2 𝐿𝐿2𝐶𝐶2
. (9) 
Finally, the value of 𝐶𝐶0 is chosen based on the value for 𝑄𝑄𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿 (defined in (1)). It should be mentioned that before 
values for 𝐿𝐿1 , 𝐿𝐿2 , 𝐶𝐶2, and 𝐶𝐶0 can be calculated, 𝑄𝑄𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿  and 𝜔𝜔2  must be known. Interestingly, 𝑄𝑄𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿  will vary with 
frequency and different choices for 𝑄𝑄𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿  and 𝜔𝜔2 will result in different amounts of loss in the load network. This 
effect, and method for choosing optimum values for 𝑄𝑄𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿 and 𝜔𝜔2 are discussed in Section 3. 
2.2 Transformer-Based Load Network 
The proposed transformer-based load network is shown in Fig. 4 and accomplishes dual-band real-to-real 
impedance transformation in the same was as described in Section 2.1. This network, however, uses a transformer 
(shown in box 4B in Fig. 4) to control 𝑗𝑗𝑋𝑋𝑂𝑂𝑂𝑂𝑂𝑂,𝐿𝐿 and 𝑗𝑗𝑋𝑋𝑂𝑂𝑂𝑂𝑂𝑂,𝐻𝐻 as well as the harmonic impedances. This can be better 
understood by considering the effective impedance of the transformer network shown in the dashed box in Fig. 4 
which is given as: 
 𝑍𝑍𝑒𝑒𝑒𝑒𝑒𝑒 = 𝜔𝜔𝐿𝐿1
𝑘𝑘2𝛼𝛼 𝑄𝑄𝑂𝑂⁄
�1𝛼𝛼−𝛼𝛼�
2
+ 1
𝑄𝑄𝑂𝑂
2
+ 𝑗𝑗𝜔𝜔𝐿𝐿1 �1 +
𝑘𝑘2�1−𝛼𝛼2�
�1𝛼𝛼−𝛼𝛼�
2
+ 1
𝑄𝑄𝑂𝑂
2
� (10) 
where 𝛼𝛼(𝐿𝐿,𝐻𝐻) = 𝜔𝜔(𝐿𝐿,𝐻𝐻)/𝜔𝜔2, 𝑘𝑘 is the coupling coefficient, and 𝑄𝑄𝑂𝑂 = 𝜔𝜔2𝐿𝐿2/𝑅𝑅2 is the quality factor of the secondary 
winding with 𝜔𝜔2 = 1/�𝐿𝐿2𝐶𝐶2. The resistance, 𝑅𝑅2, represents the parasitic loss of 𝐿𝐿2.  
The imaginary part of (10) consists of 𝐿𝐿1 multiplied by a term that is dependent upon both the coupling coefficient, 
𝑘𝑘, as well as the frequency ratio, 𝛼𝛼, but is otherwise independent of frequency. Assuming that 𝑄𝑄𝑂𝑂 ≫ 1, we can express 
the bracketed term in (10) as: 
 𝛽𝛽 = 1 + 𝑘𝑘
2�1−𝛼𝛼2�
1
𝛼𝛼−𝛼𝛼
2 . (11) 
and the effective inductance used to realize 𝑗𝑗𝑋𝑋𝑂𝑂𝑂𝑂𝑂𝑂  can be expressed as 𝐿𝐿𝑒𝑒𝑒𝑒𝑒𝑒 = 𝛽𝛽𝐿𝐿1. Fig. 5 plots 𝛽𝛽 against both 𝑘𝑘, and 
𝛼𝛼, and it can be seen that 𝛽𝛽 > 1 for 𝛼𝛼 < 1 and 𝛽𝛽 < 1 for 𝛼𝛼 > 1. Therefore, by equating 𝛽𝛽𝐿𝐿1 with 𝐿𝐿𝑒𝑒𝑒𝑒𝑒𝑒,𝐿𝐿 and 𝐿𝐿𝑒𝑒𝑒𝑒𝑒𝑒,𝐻𝐻,  
values for 𝐿𝐿1, 𝑘𝑘, and 𝜔𝜔2 can be selected. Interestingly, 𝛼𝛼 is dependent on 𝜔𝜔2 and not on the absolute values of 𝐿𝐿2 and 
𝐶𝐶2. As seen in Section 3, this will result in additional freedom when optimizing the layout of the transformer for 
maximum PA efficiency. 
50Ω CPLP
CSLSL1
L2
CO
C2
k
Zeff 4A
jXL RL
4B
ZLoad  
Fig. 4: Transformer-based dual-band load network 
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3 Harmonic Termination Analysis and Drain Efficiency Optimization 
The above design equations require the designer to know values for the quality factor of the load 𝑄𝑄𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿  as well 
as the resonant frequency, 𝜔𝜔2 , and different values of 𝑄𝑄𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿  and 𝜔𝜔2  will significantly impact the overall drain 
efficiency of the PA. Reduced efficiency results from both losses in the load network as well as loss in the transistor. 
Loss in the load network is a product of the finite 𝑄𝑄𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿  whereas loss in the transistor comes from both the non-zero 
ON resistance as well as finite harmonic impedances presented by the load network. Transistor ON resistance is 
determined by the technology and is not subject to optimization during circuit design. Harmonic impedance, however, 
is a function of 𝑄𝑄𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿  and 𝜔𝜔2 . Finite harmonic impedance degrades the zero-voltage switching and zero-current 
switching conditions thereby increasing the overlap of the non-zero drain current and voltage waveforms. Higher 
values for 𝑄𝑄𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿  will lead to higher harmonic impedance and 𝜔𝜔2  can also help increase the impedance at nearby 
frequencies.  
In this section, we first use simulations to develop an empirical formula that describes the transistor efficiency as 
a function of harmonic impedance. The loss and the harmonic impedance for each dual-band structure is then derived 
in terms of the design variables 𝑄𝑄𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿  and 𝜔𝜔2. By combining these two expressions, we are able to examine how drain 
efficiency is dependent upon both 𝑄𝑄𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿  and 𝜔𝜔2  thereby allowing for these values to be chosen such that drain 
efficiency is maximized. 
3.1 Transistor Efficiency 
Transistor efficiency is defined as 𝜂𝜂𝑂𝑂𝑅𝑅 = 𝑃𝑃𝐷𝐷,𝐿𝐿𝐿𝐿/𝑃𝑃𝐷𝐷𝐶𝐶  where 𝑃𝑃𝐷𝐷,𝐿𝐿𝐿𝐿 is the power delivered to the load network (note 
that this is different than the power delivered to the load) and 𝑃𝑃𝐷𝐷𝐶𝐶  is the power supplied by the DC supply. The 
transistor efficiency will be equal to the PA drain efficiency if the load is lossless. In ideal class-E operation, the 
harmonic terminations are ideal open-circuits. As the harmonic impedance is decreased, the amount of time that the 
transistor must conduct a current while the drain-to-source voltage is non-zero increases. The result is an increase in 
the amount of power that is dissipated in the transistor and therefore a reduction in transistor efficiency. In order to 
include this effect into the overall drain efficiency optimization, a function relating the transistor efficiency to the 
fundamental and harmonic terminations must be created. 
Unfortunately, a generalized expression describing this relationship does not exist. Thus a fitting function will be 
created based on circuit simulations using an ideal, lossless load and a real transistor model. For the purposes of 
illustration, this paper uses a Triquint TGF2023-2-10 GaN transistor model and assumes that we wish to deliver at 
least +35 dBm with a 10 V supply. This results in an optimum fundamental termination impedance of 𝑍𝑍𝑂𝑂𝑂𝑂𝑂𝑂 = 7 +
𝑗𝑗8 Ω at both 𝜔𝜔𝐿𝐿 and 𝜔𝜔𝐻𝐻. At this point, the actual circuit topology and frequency of operation doesn’t matter since we 
are focusing on the relationship between transistor efficiency and harmonic impedance only. Sweeping the value of 
 
Fig. 5: 𝛽𝛽 as a function of 𝑎𝑎 
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𝑄𝑄𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿  from 1 to 4 results in different 2nd- and 3rd-harmonic impedances and the resulting simulated transistor efficiency 
is shown in Table I. It was found that for 𝑄𝑄𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿 > 4, drain efficiency no longer continues to increase. 
In order to have a more flexible method for evaluating transistor efficiency, a fitting function was created based 
on the simulated drain efficiency shown in Table I. Since the simulated transistor efficiency depends non-linearly on 
the harmonic impedance the following 3rd-order fitting function is used to approximate the transistor efficiency over 
this range of harmonic impedances: 
 𝜂𝜂𝑂𝑂𝑅𝑅 = 0.796 −
0.06
353
�0.6�max�60 − 𝑍𝑍𝐿𝐿,2𝑛𝑛𝐿𝐿, 0��
3 + 0.4�max�60 − 𝑍𝑍𝐿𝐿,3𝑟𝑟𝐿𝐿��
3� (12) 
where 𝑍𝑍𝐿𝐿,2𝑛𝑛𝐿𝐿 and 𝑍𝑍𝐿𝐿,3𝑟𝑟𝐿𝐿 are the 2nd- and 3rd-harmonic impedances, respectively, and max(∙) is the maximum operator. 
The results of (12) are shown in Table I.  
3.2 Loss Optimization of the LC-Based Load Network 
We will now relate the loss in the load network and the 2nd- and 3rd-harmonic impedances to 𝑄𝑄𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿  and 𝜔𝜔2. It 
should be noted that the dependence upon 𝑄𝑄𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿  is due to the value of 𝐶𝐶0 as defined in (1) whereas the dependence 
upon 𝜔𝜔2 comes through the values of 𝐿𝐿1, 𝐿𝐿2, and 𝐶𝐶2 as defined in (6) and (7). The total loss in the load network results 
from the total parasitic resistance due to the non-ideal lumped-element components. Since the components, 𝐿𝐿𝑆𝑆, 𝐶𝐶𝑆𝑆, 𝐿𝐿𝑂𝑂, 
and 𝐶𝐶𝑂𝑂, used for transforming the 50 Ω load down to the optimum load resistance, 𝑅𝑅𝑂𝑂𝑂𝑂𝑂𝑂, are independent of 𝑄𝑄𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿  
and 𝜔𝜔2, we only consider the loss induced by 𝐿𝐿1, the 𝐿𝐿2/𝐶𝐶2 resonator, and 𝐶𝐶0 which can be expressed at 𝜔𝜔𝐿𝐿 and 𝜔𝜔𝐻𝐻 
as: 
 𝑅𝑅𝐿𝐿𝐶𝐶,𝐿𝐿 =
𝜔𝜔𝐿𝐿𝐿𝐿1
𝑄𝑄𝐿𝐿,𝐿𝐿
+ �𝑄𝑄𝐿𝐿,𝐿𝐿𝜔𝜔𝐿𝐿𝐿𝐿2�||�𝑄𝑄𝐶𝐶,𝐿𝐿 𝜔𝜔𝐿𝐿𝐶𝐶2⁄ �
�
�𝑄𝑄𝐿𝐿,𝐿𝐿𝜔𝜔𝐿𝐿𝐿𝐿2�||�𝑄𝑄𝐶𝐶,𝐿𝐿 𝜔𝜔𝐿𝐿𝐶𝐶2⁄ �
𝑗𝑗𝜔𝜔𝐿𝐿𝐿𝐿2||�1 𝑗𝑗𝜔𝜔𝐿𝐿𝐶𝐶2⁄ �
�
2
+1
+ 1
𝜔𝜔𝐿𝐿𝐶𝐶0𝑄𝑄𝐶𝐶,𝐿𝐿
 (13a) 
 𝑅𝑅𝐿𝐿𝐶𝐶,𝐻𝐻 =
𝜔𝜔𝐻𝐻𝐿𝐿1
𝑄𝑄𝐿𝐿,𝐻𝐻
+ �𝑄𝑄𝐿𝐿,𝐻𝐻𝜔𝜔𝐻𝐻𝐿𝐿2�||�𝑄𝑄𝐶𝐶,𝐻𝐻 𝜔𝜔𝐻𝐻𝐶𝐶2⁄ �
�
�𝑄𝑄𝐿𝐿,𝐻𝐻𝜔𝜔𝐻𝐻𝐿𝐿2�||�𝑄𝑄𝐶𝐶,𝐻𝐻 𝜔𝜔𝐻𝐻𝐶𝐶2⁄ �
𝑗𝑗𝜔𝜔𝐻𝐻𝐿𝐿2||�1 𝑗𝑗𝜔𝜔𝐻𝐻𝐶𝐶2⁄ �
�
2
+1
+ 1
𝜔𝜔𝐻𝐻𝐶𝐶0𝑄𝑄𝐶𝐶,𝐻𝐻
 (13b) 
where 𝑄𝑄𝐿𝐿,(𝐿𝐿,𝐻𝐻) and 𝑄𝑄𝐶𝐶 ,(𝐿𝐿,𝐻𝐻) are the high- and low-band quality factors for the inductors and capacitors, respectively. 
The loss of the real-to-real impedance transformer is fixed and represented as 𝑅𝑅𝑅𝑅2𝑅𝑅. The total power loss in the load 
network can therefore be expressed as a percentage of the input power as: 
 𝜂𝜂𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿,𝐿𝐿𝐶𝐶 =
𝑅𝑅𝐿𝐿𝐶𝐶,(𝐿𝐿,𝐻𝐻)
𝑅𝑅𝑂𝑂𝑂𝑂𝑂𝑂+𝑅𝑅𝐿𝐿𝐶𝐶,(𝐿𝐿,𝐻𝐻)
∙ 𝑅𝑅𝑅𝑅2𝑅𝑅
𝑅𝑅𝐿𝐿+𝑅𝑅𝑅𝑅2𝑅𝑅
 (14) 
where 𝑅𝑅𝐿𝐿 is the 50 Ω load. Finally, the harmonic impedance, presented to the transistor, can be expressed as: 
�𝑍𝑍2𝑛𝑛𝐿𝐿,𝐿𝐿(𝐻𝐻)� = �𝑗𝑗2𝜔𝜔𝐿𝐿(𝐻𝐻)𝐿𝐿1 + 𝑗𝑗2𝜔𝜔𝐿𝐿(𝐻𝐻)𝐿𝐿1||
1
𝑗𝑗2𝜔𝜔𝐿𝐿(𝐻𝐻)𝐶𝐶2
+ 𝑗𝑗2𝜔𝜔𝐿𝐿(𝐻𝐻)𝐿𝐿𝑆𝑆 +
1
𝑗𝑗2𝜔𝜔𝐿𝐿(𝐻𝐻)𝐶𝐶𝑆𝑆
+ 𝑗𝑗2𝜔𝜔𝐿𝐿(𝐻𝐻)𝐿𝐿𝑂𝑂||
1
𝑗𝑗2𝜔𝜔𝐿𝐿(𝐻𝐻)𝐶𝐶𝑂𝑂
 ||50� (15a) 
�𝑍𝑍3𝑟𝑟𝐿𝐿,𝐿𝐿(𝐻𝐻)� = �𝑗𝑗3𝜔𝜔𝐿𝐿(𝐻𝐻)𝐿𝐿1 + 𝑗𝑗3𝜔𝜔𝐿𝐿(𝐻𝐻)𝐿𝐿1||
1
𝑗𝑗3𝜔𝜔𝐿𝐿(𝐻𝐻)𝐶𝐶2
+ 𝑗𝑗3𝜔𝜔𝐿𝐿(𝐻𝐻)𝐿𝐿𝑆𝑆 +
1
𝑗𝑗3𝜔𝜔𝐿𝐿(𝐻𝐻)𝐶𝐶𝑆𝑆
+ 𝑗𝑗3𝜔𝜔𝐿𝐿(𝐻𝐻)𝐿𝐿𝑂𝑂||
1
𝑗𝑗3𝜔𝜔𝐿𝐿(𝐻𝐻)𝐶𝐶𝑂𝑂
 ||50� (15b) 
By substituting (15a) and (15b) into (12) and combining the results with (14), the overall class-E drain efficiency can 
be expressed: 
 𝜂𝜂𝐿𝐿,𝐿𝐿𝐶𝐶,(𝐻𝐻,𝐿𝐿𝐶𝐶)(𝑄𝑄𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿 ,𝜔𝜔2) = 𝜂𝜂𝑡𝑡𝑟𝑟�𝑍𝑍2𝑛𝑛𝐿𝐿,𝐿𝐿(𝐻𝐻),𝑍𝑍3𝑟𝑟𝐿𝐿,𝐿𝐿(𝐻𝐻)� ∙ 𝜂𝜂𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿,𝐿𝐿𝐶𝐶. (16) 
To illustrate the dependence of (16) on 𝑄𝑄𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿  and 𝜔𝜔2 , the following operating parameters are assumed. The 
operating frequencies are 𝜔𝜔𝐿𝐿 = 2𝜋𝜋 ∙ 850 𝑀𝑀𝑀𝑀𝑎𝑎𝑀𝑀/𝑠𝑠 and 𝜔𝜔𝐻𝐻 = 2𝜋𝜋 ∙ 1700 𝑀𝑀𝑀𝑀𝑎𝑎𝑀𝑀/𝑠𝑠. All inductors are assumed to have 
Table I – Drain Efficiency vs. Harmonic Impedance 
𝑸𝑸𝑳𝑳𝑳𝑳𝑳𝑳𝑳𝑳 
Magnitude of Harmonic 
Impedance 2nd/3rd (𝛀𝛀) 
ADS Simulated Transistor 
Efficiency 
Predicted Transistor 
Efficiency from (11) 
4 64/80 79.6 % 79.6 % 
3 48/65 79 % 79.4 % 
2 30/46 77.8 % 77.2 % 
1 23/38 75 % 74.7 % 
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𝑄𝑄𝐿𝐿,𝐿𝐿 = 55 and 𝑄𝑄𝐿𝐿,𝐻𝐻 = 70  and all capacitors are assumed to have 𝑄𝑄𝐶𝐶,𝐿𝐿 = 100  and 𝑄𝑄𝐶𝐶 ,𝐻𝐻 = 200. These values are 
typical of commercially available components. Values for 𝐿𝐿𝑆𝑆 , 𝐶𝐶𝑆𝑆, 𝐿𝐿𝑂𝑂 , and 𝐶𝐶𝑂𝑂  are calculated using (2)–(5) and the 
condition that 50 Ω must be transformed down to 7 Ω.  
Matlab was then used to sweep 𝑄𝑄𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿  from 0.25 to 2.5 and 𝜔𝜔2 from 𝜔𝜔𝐿𝐿 to 𝜔𝜔𝐻𝐻. The resulting PA drain efficiency 
is shown in Fig. 6. From a conventional understanding of class-E operation, it would be expected that larger drain 
efficiency should be obtained for larger values of 𝑄𝑄𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿. Looking at Fig. 6, however, it is seen that concurrent dual-
band drain efficiency actually increases for smaller values of 𝑄𝑄𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿 . This is due to the fact for large 𝑄𝑄𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿, the loss is 
dominated by parasitic resistance in the load. As 𝑄𝑄𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿 is reduced, we expect a reduction in harmonic impedance, but 
this effect is much smaller than the gains obtained by reducing the parasitic resistance in the load network. Continued 
reduction of 𝑄𝑄𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿  below 0.25, however, does not yield additional gains in efficiency because the loss begins to be 
dominated by the reduced harmonic impedances. Optimum values of 𝑄𝑄𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿 = 0.25 and 𝜔𝜔2 = 2𝜋𝜋 ∙ 1400 Mrad/s are 
chosen such that 𝜂𝜂𝐿𝐿,𝐿𝐿𝐶𝐶 is approximately equal to 𝜂𝜂𝐻𝐻,𝐿𝐿𝐶𝐶 (68.3% in high band, 68.5% in low band). Other combinations 
could be chosen, based on different applications. 
3.3 Loss Optimization of the Transformer-Based Load Network 
The procedure for calculating the overall drain efficiency for the transformer-based load network is similar to the 
method previously discussed. The parasitic resistance of the network, neglecting 𝐿𝐿𝑆𝑆, 𝐶𝐶𝑆𝑆, 𝐿𝐿𝑂𝑂, and 𝐶𝐶𝑂𝑂 is given as: 
 𝑅𝑅𝑂𝑂𝑋𝑋,𝐿𝐿 =
𝜔𝜔𝐿𝐿𝐿𝐿1
𝑄𝑄𝑂𝑂𝑇𝑇,𝐿𝐿
+ 𝜔𝜔𝐿𝐿𝐿𝐿1𝑘𝑘
2𝛼𝛼𝐿𝐿
� 1𝛼𝛼𝐿𝐿
−𝛼𝛼𝐿𝐿�
2 ∙
1
1
𝛼𝛼𝐿𝐿
𝑄𝑄𝑂𝑂𝑇𝑇,𝐿𝐿
+ 1
𝜔𝜔𝐿𝐿𝐶𝐶0𝑄𝑄𝐶𝐶,𝐿𝐿
 (17a) 
 𝑅𝑅𝑂𝑂𝑋𝑋,𝐿𝐿 =
𝜔𝜔𝐻𝐻𝐿𝐿1
𝑄𝑄𝑂𝑂𝑇𝑇,𝐻𝐻
+ 𝜔𝜔𝐻𝐻𝐿𝐿1𝑘𝑘
2𝛼𝛼𝐻𝐻
� 1𝛼𝛼𝐻𝐻
−𝛼𝛼𝐻𝐻�
2 ∙
1
1
𝛼𝛼𝐻𝐻
𝑄𝑄𝑂𝑂𝑇𝑇,𝐻𝐻
+ 1
𝜔𝜔𝐻𝐻𝐶𝐶0𝑄𝑄𝐶𝐶,𝐻𝐻
 (17b) 
where 𝑄𝑄𝑂𝑂𝑋𝑋,𝐿𝐿(𝐻𝐻) is the low- and high-band quality factor of the transformer. As before, the real-to-real impedance 
transformer has a fixed loss, represented as 𝑅𝑅𝑅𝑅2𝑅𝑅 and the total power loss in the load network is given as: 
 𝜂𝜂𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿,𝑂𝑂𝑋𝑋 =
𝑅𝑅𝑂𝑂𝑇𝑇,𝐿𝐿(𝐻𝐻)
𝑅𝑅𝑂𝑂𝑂𝑂𝑂𝑂+𝑅𝑅𝑂𝑂𝑇𝑇,𝐿𝐿(𝐻𝐻)
∙ 𝑅𝑅𝑅𝑅2𝑅𝑅
𝑅𝑅𝐿𝐿+𝑅𝑅𝑅𝑅2𝑅𝑅
. (18) 
The 2nd- and 3rd-harmonic impedance of the transformer-based load network are expressed as: 
�𝑍𝑍2𝑛𝑛𝐿𝐿,𝐿𝐿(𝐻𝐻)� = �𝑗𝑗2𝜔𝜔𝐿𝐿(𝐻𝐻)𝐿𝐿1 �1 +
𝑘𝑘2𝛼𝛼2𝜔𝜔
1
𝛼𝛼2𝜔𝜔
−𝛼𝛼2𝜔𝜔
� +
2𝜔𝜔𝐿𝐿(𝐻𝐻)𝐿𝐿1𝛼𝛼2𝜔𝜔
� 1𝛼𝛼2𝜔𝜔
−𝛼𝛼2𝜔𝜔�
2 ∙
𝛼𝛼2𝜔𝜔
𝑄𝑄𝑂𝑂𝑇𝑇,𝐿𝐿(𝐻𝐻)
+ 𝑗𝑗2𝜔𝜔𝐿𝐿(𝐻𝐻)𝐿𝐿𝑆𝑆
1
𝑗𝑗2𝜔𝜔𝐿𝐿(𝐻𝐻)𝐶𝐶𝑆𝑆
+ 𝑗𝑗2𝜔𝜔𝐿𝐿(𝐻𝐻)𝐿𝐿𝑂𝑂||
1
𝑗𝑗2𝜔𝜔𝐿𝐿(𝐻𝐻)𝐶𝐶𝑂𝑂
||50� 
  (19a) 
 
(a)                                                                                             (b) 
Fig. 6 Drain efficiency of all-lumped load network, (a) Low band, (b) High Band 
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�𝑍𝑍3𝑟𝑟𝐿𝐿,𝐿𝐿(𝐻𝐻)� = �𝑗𝑗3𝜔𝜔𝐿𝐿(𝐻𝐻)𝐿𝐿1 �1 +
𝑘𝑘2𝛼𝛼3𝜔𝜔
1
𝛼𝛼3𝜔𝜔
−𝛼𝛼3𝜔𝜔
� +
3𝜔𝜔𝐿𝐿(𝐻𝐻)𝐿𝐿1𝛼𝛼3𝜔𝜔
� 1𝛼𝛼3𝜔𝜔
−𝛼𝛼3𝜔𝜔�
2 ∙
𝛼𝛼3𝜔𝜔
𝑄𝑄𝑂𝑂𝑇𝑇,𝐿𝐿(𝐻𝐻)
+ 𝑗𝑗3𝜔𝜔𝐿𝐿(𝐻𝐻)𝐿𝐿𝑆𝑆
1
𝑗𝑗3𝜔𝜔𝐿𝐿(𝐻𝐻)𝐶𝐶𝑆𝑆
+ 𝑗𝑗3𝜔𝜔𝐿𝐿(𝐻𝐻)𝐿𝐿𝑂𝑂||
1
𝑗𝑗3𝜔𝜔𝐿𝐿(𝐻𝐻)𝐶𝐶𝑂𝑂
||50� 
  (19b) 
where 𝛼𝛼2𝜔𝜔 = 2𝜔𝜔𝐿𝐿(𝐻𝐻)/𝜔𝜔2 and 𝛼𝛼3𝜔𝜔 = 3𝜔𝜔𝐿𝐿(𝐻𝐻)/𝜔𝜔2. 
In the subsequent simulations, it is assumed that 𝑄𝑄𝑂𝑂𝑋𝑋,𝐿𝐿 = 55 and 𝑄𝑄𝑂𝑂𝑋𝑋,𝐻𝐻 = 70, the same as the inductor quality 
factors. It was verified through simulation that these quality factors are possible using a 2-layer Rogers RO4003 
substrate. However, with a different substrate material or more metal layers, 𝑄𝑄𝑂𝑂𝑋𝑋 can be further optimized during 
layout. This is especially true for the secondary winding, where the absolute parameter values are unimportant, only 
the resonant frequency. From (10), however, any loss in the secondary will reflect into the signal path, so the quality 
factor plays an important role in the load loss equation shown in (18). The low- and high-band drain efficiencies 
plotted with varying 𝑄𝑄𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿  and 𝜔𝜔2  are shown in Fig. 7. The values of 𝑄𝑄𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿 = 0.25 and 𝜔𝜔2 = 2𝜋𝜋 ∙ 1350 Mrad/s 
result in a balanced drain efficiency of 67% (67% at low band and 66.8% at high band) in both bands. 
4 Implementation and Measurement Results 
With the optimized design parameters obtained in Section 3, both load structure are simulated and implemented 
using Murata’s LQW18AM series inductors and GJM/GQM series capacitors on a 2-layer Rogers RO4003 substrate 
with thickness of 32 mil and 1 oz. copper cladding. For each load network, ADS Momentum simulations are first 
performed together with lumped component models for the passives to capture the behavior of on-board traces and 
solder pads. Then both networks are fabricated and measured using a network analyzer. All measurement results are 
reported having feed-lines and connectors de-embedded. 
4.1 LC-Based Load Network 
Using 𝑄𝑄𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿 = 0.25, 𝜔𝜔2 = 2𝜋𝜋 ∙ 1400 Mrad/s, and 𝑍𝑍𝑂𝑂𝑂𝑂𝑂𝑂,𝐿𝐿(𝐻𝐻) = 7 + 𝑗𝑗8 Ω, the components for transforming the 
load resistance, 50 Ω, down to 𝑅𝑅𝑂𝑂𝑂𝑂𝑂𝑂, 7 Ω, ( i.e., 𝐿𝐿𝑆𝑆, 𝐶𝐶𝑆𝑆, 𝐿𝐿𝑂𝑂, and 𝐶𝐶𝑂𝑂) are calculated using (2)–(5) and the values are 
shown in Table II along with the values for 𝐿𝐿1, 𝐿𝐿2, 𝐶𝐶2, and 𝐶𝐶0. The inductors, 𝐿𝐿2 and 𝐿𝐿𝑂𝑂 are implemented using short 
lengths of transmission line. The fabricated load network with a total area of 9 × 10 mm2 is shown in Fig. 8. A typical 
distributed transmission line based load network will have an area that is several orders of magnitude larger. For 
example, the load network presented in [8] has an area of 99 × 97 mm2 which is two orders of magnitude larger. 
 
(a)                                                                                            (b) 
Fig. 7 Drain efficiency of transformer-based load network (a) Low band, (b) High Band 
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ADS is used to perform EM simulations on the proposed load network and the components were tuned in order 
to account for board traces/soldering pads. The simulated fundamental impedance at 𝜔𝜔𝐿𝐿 and 𝜔𝜔𝐻𝐻 was 6.8 + 𝑗𝑗8 Ω and 
8.1 + 𝑗𝑗9.2 Ω, respectively. The magnitude of the simulated 2nd- and 3rd-harmonic impedances for the low-band (high-
band) are 58.5 Ω and 51.4 Ω, respectively. This is somewhat higher than predicted by (15) and (19) and could be the 
result from the component tuning procedure implying that 𝑄𝑄𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿  might be further reduced to get lower loss from the 
lumped components. 
Fig. 9(a) shows the measured fundamental and harmonic impedances alongside simulated values. The measured 
fundamental impedances at 𝜔𝜔𝐿𝐿 and 𝜔𝜔𝐻𝐻 are 7.3 + 𝑗𝑗11.34 Ω and 6.17 + 𝑗𝑗24 Ω, respectively. The reduced real part of 
the high-band fundamental impedance is attributed by the fact that the trace representing 𝐿𝐿𝑂𝑂 has a larger effective 
inductance after fabrication. Also, the via used to ground 𝐿𝐿𝑂𝑂  and 𝐶𝐶𝑂𝑂  adds parasitic inductance which reduces the 
effective capacitance at 𝜔𝜔𝐻𝐻. Moreover, measured 𝜔𝜔2 is slightly reduced resulting in higher inductive reactance. This 
also explains the larger inductive reactance in the high-band. Fig. 9(b) shows the measured S21 for the LC-based load 
network. There is a measured loss of 0.3 dB in the low-band and 1.25 dB in the high-band. This agrees well with 
simulated results (0.5 dB and 1 dB of loss at 𝜔𝜔𝐿𝐿 and 𝜔𝜔𝐻𝐻, respectively), also shown in Fig. 9(b). The increased loss in 
the high-band is due to the lower real-part (caused by increased 𝐿𝐿𝑂𝑂). 
4.2 Transformer-Based Load Network 
Using 𝑄𝑄𝐿𝐿𝐿𝐿𝐿𝐿𝐿𝐿 = 0.25, 𝜔𝜔2 = 2𝜋𝜋 ∙ 1350 Mrad/s, and 𝑍𝑍𝑂𝑂𝑂𝑂𝑂𝑂,𝐿𝐿(𝐻𝐻) = 7 + 𝑗𝑗8 Ω the components for the transformer-
based matching network can be calculated. The component values for transforming the load resistance, 50 Ω, down to 
𝑅𝑅𝑂𝑂𝑂𝑂𝑂𝑂, 7 Ω, ( i.e., 𝐿𝐿𝑆𝑆, 𝐶𝐶𝑆𝑆, 𝐿𝐿𝑂𝑂, and 𝐶𝐶𝑂𝑂) are the same as in the previous case as well as 𝐶𝐶0 and are shown in Table III along 
with the values for 𝐿𝐿1 and 𝑘𝑘. The values of the secondary winding, 𝐿𝐿2 and 𝐶𝐶2, can be freely chosen as long as they 
resonate at 1.35 GHz. With a board thickness of 32 mil, a coplanar transformer will not be able to provide a small 
enough inductance, even with a single turn, and the coupling coefficient of a single turn transformer will likely be less 
than 0.5. In order to increase 𝑘𝑘 while reducing the value of 𝐿𝐿2, the primary and secondary windings are laid out as 
three-turn interleaved windings all connected in parallel, as shown in Fig. 10. The 1st, 3rd, and 5th turns belong to the 
primary winding while the 2nd, 4th, and 6th turns belong to the secondary winding. The primary winding turns are 
connected in parallel using small bond wires whereas the secondary winding turns are connected in parallel using on-
Table II – Component Values for LC-Based Load Network 
Component Value 
𝐿𝐿𝑆𝑆 2.5 nH 
𝐶𝐶𝑆𝑆 6.6 pF 
𝐿𝐿𝑂𝑂 2.3 nH 
𝐶𝐶𝑂𝑂 7.2 pF 
𝐿𝐿1 1.53 nH 
𝐿𝐿2 0.6 nH 
𝐶𝐶2 21.58 pF 
𝐶𝐶0 47.87 pF 
 
 
Fig. 8 Photograph of the LC-based load network. Overall area is 9 × 10 mm2. 
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board traces to minimize extra inductance and loss. Moreover, the secondary windings use minimum trace width so 
as to increase the outer-to-inner diameter ratio and thus increasing the coupling coefficient. Wider traces are used in 
the primary winding to realize the required 2.08 nH. The fabricated load network is shown in Fig. 11 and consumes 
an area of 13.5 × 9.6 mm2. 
The entire load network was once again simulation in ADS Momentum to determine the effects of the bondwires, 
board traces, and solder pads. The simulated low- and high-band fundamental impedances are 6.1 + 𝑗𝑗6.9 Ω and 7 +
𝑗𝑗8.2 Ω, respectively. The 2nd- and 3rd-harmonic impedances at the low-band (high-band) are 28.7 Ω and 44.2 Ω, 
respectively. These results agree well with (19).  
Measured impedances are shown in Fig. 12(a), alongside the simulated values. The measured fundamental 
impedance at 𝜔𝜔𝐿𝐿 and 𝜔𝜔𝐻𝐻 is 6.1 + 𝑗𝑗14.4 Ω and 9.6 + 𝑗𝑗21.2 Ω, respectively. Again, the higher real-part of the high-
band fundamental is caused by the increased 𝐿𝐿𝑂𝑂 as well as additional parasitics of the bond wire. Fig. 12(b) shows the 
Meas. High Band
Meas. Low Band
Sim. Low Band
Sim. High Band
          
                                            (a)                                                                                         (b)  
Fig. 9 Simulated and measured (a) load impedance and (b) loss for the LC-based load network  
Table III – Component Values for the Transformer-Based Load Network 
Component Value 
𝐿𝐿𝑆𝑆 2.5 nH 
𝐶𝐶𝑆𝑆 6.6 pF 
𝐿𝐿𝑂𝑂 2.3 nH 
𝐶𝐶𝑂𝑂 7.2 pF 
𝐿𝐿1 2.08 nH 
𝑘𝑘 0.54 
𝐶𝐶0 47.87 pF 
 
 
Fig. 10 Transformer layout where the primary windings are shown in red and the secondary windings are shown in blue. 
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simulated and measured S21. The measured (simulated) loss at 𝜔𝜔𝐿𝐿 and 𝜔𝜔𝐻𝐻 is 0.4 dB (0.5 dB) and 1.05 dB (0.66 dB), 
respectively. The additional loss is likely due to the bond wires in the transformer. 
4.3 Overall Power Amplifier Simulation Results 
Using the measured data obtained for each of the two load networks, the overall drain efficiency of a class-E PA 
was obtained using ADS co-simulation combining the measured load-network data with a Triquit TGF2023-2-10 GaN 
transistor model as shown in Fig. 13. To stabilize the GaN transistor, a 1.1 Ω series resistor together with a 950 Ω 
shunt resistor are connected to the gate. An ideal input matching network is used to match to the 50 Ω source. 
Simulation results are shown in Fig. 14 where a maximum drain efficiency of 68.9% and 63.1% are achieved for the 
LC-based load network at low- and high-band, respectively. The simulated maximum drain efficiency for the 
 
Fig. 11. Photograph of the transformer-based load network. The overall area is 13.5 × 9.6 mm2. 
Meas. High Band
Meas. Low Band
Sim. Low Band
Sim. High Band
       
               (a)                      (b) 
Fig. 12 Simulated and measured (a) load impedance and (b) loss for the transformer-based load network 
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Fig. 13 Schematic used for simulating overall drain efficiency for a class-E PA using measured load network data. 
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transformer-based load network is 69.2% and 66.2% for the low- and high-band, respectively. These values match 
well with the theory of Section 3. Power added efficiency (PAE), output power, and power gain are also presented in 
Fig. 14 and are summarized in Table IV. 
5 Conclusion 
In this paper, two switchless dual-band load networks for class E power amplifier featured with compact size and 
high efficiency are proposed working at 0.8GHz band and 1.9GHz band. One of them is realized with all lumped LC 
components and another uses a transformer with secondary winding connected to a capacitor to realize different 
effective inductances at 0.8GHz band and 1.9GHz band. A detailed design procedure and equations are presented for 
each structure followed by a thorough discussion on optimizing overall PA drain efficiency.  
 
(a)                                 (b) 
 
(c)           (d) 
Fig. 14 Simulation results showing overall drain efficiency for (a) the LC-based load network and (b) the transformer-based 
load network. Output power and gain are shown for (c) the LC-based load network and (d) for the transformer-based load 
network. 
Table IV – Class-E PA Simulation Results Using Measured Load Network Data 
 
Drain efficiency PAE Output power @ Max. 
PAE (dBm) 
Power gain @ Max. 
PAE (dBm) 
0.8 GHz 1.9 GHz 0.8 GHz 1.9 GHz 0.8 GHz 1.9 GHz 0.8 GHz 1.9 GHz 
LC-based 68.9% 63.1% 68.3% 59.9% 38.1 37.0 21.3 13.7 
Transformer 
-based 
69.2% 66.5% 68.6% 62.6% 37.8 36.7 20.5 13.4 
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Both structures were then designed based on optimization results which achieves maximum PAE of 68.3% and 
59.9% at 0.8GHz and 1.9GHz band respectively for LC-based structure with a load network size of  9 × 10 mm2. 
Maximum PAE achieved with the transformer-based load network was 68.6% and 62.6% at low and high band 
respectively with a load network size of about 13.5 × 9.6 mm2 which indicates that higher efficiency can be achieve 
using transformer based structure, especially when advanced and multi-layer substrate are available. There are few 
papers in the literature discussing compact load matching network or load network design for high efficiency dual-
band power amplifiers.  
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